

Article

Practical Considerations in 7 nm and 16 nm FinFET LNA Design: A Comparative Study

Federico D’Aniello , Ciro Esposito , Gianni Bosi , Antonio Mordà, Lorenzo Stevenazzi ,
Marcello De Matteis , Andrea Baschiroto  and Valeria Vadalà * 

Department of Physics “G. Occhialini”, University of Milano-Bicocca, 20126 Milano, Italy;
federico.daniello@unimib.it (F.D.); ciro.esposito@unimib.it (C.E.); gianni.bosi@unimib.it (G.B.);
a.morda@campus.unimib.it (A.M.); lorenzo.stevenazzi@unimib.it (L.S.);
marcello.dematteis@unimib.it (M.D.M.); andrea.baschiroto@unimib.it (A.B.)
* Correspondence: valeria.vadala@unimib.it

Abstract

This paper presents the design and experimental characterization of two low-noise amplifiers (LNAs) operating at 5 GHz, implemented in commercial 16 nm and 7 nm FinFET CMOS technologies. Both circuits employ a cascode common-source architecture, but adopt different design approaches. The 7 nm implementation was designed to achieve simultaneous noise and input matching through source degeneration and gate inductive tuning. In contrast, the 16 nm implementation was primarily optimized for the minimum noise figure using an iterative electromagnetic-aware design methodology. The measured results highlight the practical trade-off between theoretical simultaneous noise and impedance matching and the degradation introduced by large integrated passive components in deeply scaled FinFET technologies. While the 7 nm design achieved improved input and output matching around the target frequency, the required inductive network introduced additional passive losses that degraded the measured noise figure. Conversely, the 16 nm implementation achieved a lower measured noise figure through a simplified matching network, at the expense of a reduced input-matching performance. The comparison provides practical design insights into the implementation of RF front-end circuits in advanced FinFET technologies and highlights the impact of passive component losses on the achievable noise performance.

Keywords: low-noise amplifier; FinFET; quantum computing; noise figure; CMOS



Academic Editor: Shahram Minaei

Received: 26 June 2026

Revised: 28 July 2026

Accepted: 30 July 2026

Published: 1 August 2026

Copyright: © 2026 by the authors.

Licensee MDPI, Basel, Switzerland.

This article is an open access article distributed under the terms and conditions of the [Creative Commons Attribution \(CC BY\)](https://creativecommons.org/licenses/by/4.0/) license.

1. Introduction

Low-noise amplifiers (LNAs) are a fundamental building block of radiofrequency (RF) receivers, as they determine the overall sensitivity of the system by amplifying very weak input signals while introducing minimal additional noise. For this reason, the first stage of the receiver chain is typically an LNA designed to provide both high gain and a low noise figure (NF).

In recent years, advanced CMOS technologies have enabled the implementation of highly integrated RF front ends operating at microwave frequencies [1–3]. Among these technologies, FinFET nodes have attracted significant interest due to their excellent electrostatic control, improved short-channel behavior, and high-frequency performance [4]. Several studies have demonstrated the suitability of FinFET devices for RF and millimeter-wave integrated circuits across a wide range of applications [5], from broadband wireless

communications [6] and sensing systems to cryogenic instrumentation, radio astronomy, high-energy physics experiments [7], and emerging quantum-computing readout architectures [8–11]. These properties make FinFET technologies attractive candidates for implementing high-performance RF systems.

Among the emerging application domains, quantum computing represents a particularly demanding scenario for RF integrated circuits. In superconducting qubit platforms, the information encoded in the qubit state is typically read out through microwave signals in the few-GHz range. As illustrated in Figure 1, the readout chain resembles a conventional RF receiver, where extremely weak signals must be amplified while preserving the signal-to-noise ratio. In this context, LNAs operating around the 5 GHz band at a cryogenic temperature (typically around 4 K) represent a key building block [12,13].




Figure 1. Example of a microwave receiver front end for qubit readout applications.

The implementation of LNAs in deeply scaled FinFET technologies presents several design challenges. In particular, the simultaneous achievement of a low NF and accurate input matching often relies on integrated inductive networks, whose practical realization becomes increasingly critical as technology nodes scale. The limited quality factor of integrated inductors, layout constraints, and parasitic effects may significantly impact the achievable RF performance and introduce non-negligible discrepancies between the theoretical and measured results [14–17]. Understanding these limitations is therefore essential for the development of high-performance RF front ends in advanced CMOS technologies.

In this work, two LNAs operating at 5 GHz were designed and experimentally characterized in 16 nm and 7 nm FinFET technologies. Both circuits employed a cascode common-source topology with inductive degeneration, but different design approaches were adopted. The first implementation followed a conventional simultaneous noise and input-matching strategy, while the second prioritized the minimum noise figure (NF_{min}) through an iterative electromagnetic-aware optimization procedure. The comparison focused on two practical design strategies rather than on the intrinsic performance of the two technology nodes, as the two technologies offer comparable RF front-ends. This work highlights the practical trade-offs between the matching accuracy, passive implementation losses, and achievable noise performance in advanced FinFET technologies.

2. Proposed LNA Architecture and Design Considerations

The LNAs proposed in this work use a cascode common-source topology, widely adopted in RF front-end design for its excellent performance in terms of gain, stability, and reverse isolation [18]. In this architecture, the input transistor operates as a common-source stage, providing the main transconductance and dominating the noise performance of the amplifier, while the cascode device improves the isolation between the input and output, and increases the effective output resistance, enabling a higher voltage gain [19–21].

Two similar structures, with slightly different design approaches, were implemented in both FinFET 16 nm and FinFET 7 nm technologies to compare the two design strategies and assess their respective advantages and limitations.

The schematic of the proposed LNA is shown in Figure 2. The bias of the main transistor M_1 is provided by a current mirror, while the cascode M_2 is biased by connecting its gate to V_{dd} . The bias resistor R_1 was chosen to be sufficiently large (5 k Ω) to provide the required DC gate bias while effectively isolating the RF signal from the bias network. Although R_1 generates thermal noise, its contribution to the overall NF is negligible because the large resistance presents a very high impedance at RF, resulting in the minimal coupling of its noise to the input transistor. At the output side, the inductor L_d at the drain terminal of M_2 is used as a DC feed. At the same time, its finite impedance at the operating frequency is used as part of the output-matching network to achieve the desired output impedance.




Figure 2. Source degeneration LNA schematic.

Regarding the input network, to simultaneously achieve low noise and proper input matching, a matching network consisting of source degeneration inductance (L_s) and gate inductance (L_g) was introduced at the input of the common-source stage. Considering the small-signal model of the input transistor and neglecting higher-order parasitic elements, the input impedance of the stage can be approximated as [19]:

$$Z_{in} = L_s \omega_t + j\omega \left(L_s + L_g - \frac{1}{\omega^2 C_{gs}} \right) \quad (1)$$

where C_{gs} is the gate-source capacitance and $\omega_t = 2\pi f_t$ is the transition angular frequency. From this expression, it can be observed that the source inductance introduces a real component in the input impedance equal to $L_s \omega_t$, which is used to match the input resistance to the 50 Ω RF source impedance. At the same time, the imaginary part of the input impedance can be compensated for by properly selecting the gate inductance so that it resonates with the device's intrinsic gate capacitance at the selected operating frequency.

Since the noise and input-matching properties of the LNA are largely determined by the electrical characteristics of the input transistor, this was first analyzed under the bias conditions used in the amplifier design. In particular, at the minimum channel length, the 16 nm technology provides a higher current per effective width and a higher transconductance (g_m) than its 7 nm counterpart, where the effective width is defined as:

$$W_{eff} = N_{finger} N_{fin} (2H_{fin} + W_{fin}) \quad (2)$$

Overall, the two FinFET processes showed very similar device characteristics. In both cases, the transition frequency f_t extracted from the simulation was around 300 GHz, while the gate-source capacitance C_{gs} was on the order of a few tens of femtofarad. Only minor

differences were observed, with the 7 nm node exhibiting a slightly higher f_t and a slightly lower C_{gs} .

Using the device parameters extracted from PDK simulations and according to Equation (1), the required inductance values were estimated to be approximately $L_s \approx 20$ pH and $L_g \approx 40$ nH, which are not practically realizable as on-chip passive components. In particular, a source inductance of a few picohenry would make the design extremely sensitive to layout parasitic effects and process variations, while a gate inductance of several tens of nanohenry would require an unrealistically large on-chip spiral inductor, far beyond the area and quality factor limits achievable in FinFET processes. Therefore, a different matching strategy must be adopted to obtain practical inductance values compatible with integrated implementation. The solution adopted in this work was to artificially increase the input capacitance by 200 fF by adding a metal–oxide–metal (MOM) capacitor at the input side, obtaining a “capacitance-augmented transistor”. The value of the additional capacitance (C_{MOM}) was chosen to make the values of L_s and L_g more feasible in integrated solutions. Equation (1) becomes

$$Z_{in} = L_s \omega_t + j\omega \left(L_g - \frac{1}{\omega^2 (C_{gs} + C_{MOM})} \right) \quad (3)$$

where the last term is reduced as a consequence of the additional C_{MOM} . Since the f_t can be approximated as

$$f_t \approx \frac{g_m}{2\pi(C_{gs} + C_{gd})} \quad (4)$$

and the external MOM capacitor adds to the intrinsic input capacitance while leaving g_m essentially unchanged, the effective f_t of the “capacitance-augmented transistor” becomes

$$f'_t \approx \frac{g_m}{2\pi(C_{gs} + C_{gd} + C_{MOM})}. \quad (5)$$

Therefore,

$$\frac{f'_t}{f_t} = \frac{(C_{gs} + C_{gd})}{(C_{gs} + C_{gd} + C_{MOM})} \quad (6)$$

showing that the effective f_t is reduced in approximately inverse proportion to the increase in the input capacitance. In particular, in this work, the effective f_t of the “capacitance-augmented transistor” decreased from approximately 300 GHz to about 40 GHz [21]. In this way, L_s was increased to around 200 pH and L_g was decreased to around 4 nH, enabling more practical passive implementations.

The intrinsic noise performance of the input device can be evaluated through conventional noise parameters such as the NF. To evaluate the intrinsic noise performance of the two technology nodes, the NFmin of the two devices in common-source configuration is reported in Figure 3a. In both cases, the maximum number of fingers (32) and fins (20) was adopted at the minimum channel length. The maximum nominal voltage was applied, meaning that the 16 nm FinFET was biased with a higher current. The values obtained from the simulations represent only a first-order estimation and correspond to the theoretical limit that it is difficult to achieve in practice. Indeed, the minimum NF condition occurs under a strong input impedance mismatch, which is undesirable from a practical RF design standpoint. Moreover, the analysis considered only a single non-stabilized transistor, while any additional elements introduced to improve the stability or matching inevitably degrade the NF.

When an additional capacitance of 200 fF is inserted between the gate and source of M_1 , and the source and gate inductances are chosen according to Equation (3), the NFmin in the two configurations becomes the one reported in Figure 3b. Figure 4 shows the noise circles of the 16 nm and 7 nm transistors with a 1 dB spacing, together with Γ_{Sopt} , i.e., the optimal source reflection coefficient that minimizes the NF of the transistor. In particular, Γ_{Sopt} is reported for both the simple common-source topology (Γ_{Sopt_cs}) and the source-degenerated capacitance-augmented common-source topology (Γ_{Sopt_sd}). In the latter case, the optimum is significantly closer to the center of the Smith chart, indicating that a better trade-off between the NF and the input matching can be achieved.




Figure 3. Comparison of the minimum noise figure of (a) the common-source stages and (b) the source-degenerated capacitance-augmented cells in 7 nm (blue) and 16 nm (red) technologies.




Figure 4. Noise circles with 1 dB step, Γ_{Sopt_cs} and Γ_{Sopt_sd} at 5 GHz of the common-source (blue) and the source-degenerated capacitance-augmented cell (red) in (a) 7 nm and (b) 16 nm technologies, where the noise figure at Γ_{Sopt_sd} is 3.4 dB and 2.16 dB, respectively.

3. Implementation and Results of the 7 nm LNA

Based on these considerations, an LNA in 7 nm technology was designed to achieve simultaneous input and noise matching. To further facilitate the input matching, the channel length of the main transistor was increased to 36 nm. This choice reduced the f_t and increased the C_{gs} , thereby relaxing the matching requirements and enabling more practical values for the input inductors, as discussed in the previous section. Referring to Figure 2, both transistors M_1 and M_2 were implemented with 32 fingers and 20 fins. The source and gate inductors were selected to be 400 pH and 4.2 nH, respectively, according to Equation (3), while the drain inductor was set to 2 nH to provide enough isolation for the RF signal from the supply.

The design was fabricated and the LNA was experimentally validated through room-temperature S-parameter and noise measurements. The supply voltage was set to 750 mV and the total power consumption of the proposed LNA was 6.6 mW, while the occupied area was 0.17 mm². A micrograph of the circuit is shown in Figure 5a. The S-parameter measurements were performed using a vector network analyzer (VNA) capable of a continuous sweep from 70 kHz to 220 GHz (Antitsu MS4647B, (Anritsu Corporation, Atsugi, Japan)); a high-resolution (2 μ V; 10 fA) and high-accuracy (V: 0.01%, I: 0.1%) semiconductor analyzer (Keysight B1500, (Keysight Technologies, Santa Rosa, CA, USA)) for providing the bias for the DUT; and a custom software based on NI LabVIEW (2024 Q1) for instrument control and data acquisition.

The measured results, reported in Figure 6, confirm that the design was centered around the target frequency of 5 GHz. Figure 6 also compares the measurements with schematic-level simulations (typical corner) and post-layout EM simulations. EM simulations were carried out using Cadence EMX. The on-chip inductors and critical RF interconnects were EM-extracted using the foundry substrate model while the active devices were simulated using the foundry PDK models across the process corners. Single-ended lumped ports referenced to the ground were adopted for the EM simulations. Overall, a good agreement was observed between the simulations and measurements. The measured input matching closely followed the predicted response, while the output matching agreed well with the schematic-level simulations, with a slight degradation at lower frequencies in the EM results. The EM simulations also predicted the gain reduction caused by passive implementation losses, resulting in a lower peak gain than the schematic-level simulations. The measured gain closely matched the EM prediction, with only a slight frequency shift. Both the simulations and the measurements were performed at the same bias current in the main amplifier branch. The amplifier achieved a maximum gain (S_{21} in Figure 6) of 8.5 dB, a 3 dB bandwidth extending from 3.8 GHz to 5.6 GHz, and satisfactory input matching across the operating band, with $S_{11} = -11$ dB at 5 GHz. Output matching was also achieved using a pMOS buffer, providing an output impedance of approximately 50 Ω with a low current consumption and an output return loss of $S_{22} = -13.5$ dB at 5 GHz.

The measured μ and μ' stability factors up to 60 GHz are shown in Figure 5b, indicating that the circuit is unconditionally stable over a wide frequency range.

The NF at room temperature was measured using a 26.5 GHz EXA N9010B spectrum analyzer from Keysight equipped with the NF application, together with an external Keysight 346C noise source [22]. The on-wafer measurements were carried out while accounting for the losses introduced by the cables and RF probes via the noise table feature, which can be properly configured within the instrument. A photograph of the experimental setup is reported in Figure 7.

As shown in Figure 8a, the measured NF reached a minimum value of 5.8 dB in the 4.5–5 GHz frequency range, which corresponds to the intended operating band. However, this value is higher than the one predicted by the simulations under typical-corner conditions. The results suggest that passive losses associated with the integrated inductors and critical RF interconnection paths significantly affect the achievable NF in these deeply scaled FinFET technologies. In particular, implementing inductors with a sufficiently high-quality factor is challenging because the available metal width is strongly constrained by technology design rules.

The EM simulation results of the three adopted inductors are shown in Figure 9, while their main characteristics are summarized in Table 1. The gate inductor (L_g) exhibited a self-resonant frequency of 9.4 GHz, whereas the self-resonant frequencies of L_d and L_s were significantly higher. Moreover, the quality factor of L_g at 5 GHz was approximately 8, while those of L_d and L_s exceeded 10. Finally, the series resistance R_s is also reported.

Moreover, additional degradation mechanisms may arise from layout-dependent effects that are difficult to accurately capture through electromagnetic simulations alone. In particular, the metal filling structures required to satisfy local density rules may further reduce the effective quality factor of the inductors. Finally, although the active core occupies a very compact area, the large passive components increase the overall layout dimensions, introducing additional parasitic resistive contributions due to interconnections and metal routing. These effects collectively contribute to the measured NF degradation.

Figure 8b also includes the noise figure measurement uncertainty, calculated using the Keysight Noise Figure Uncertainty Calculator. The reported uncertainty corresponds to the 2σ uncertainty obtained by considering the user-defined calibration (User Cal).

Table 1. EM simulation results of inductors in 7 nm.

Inductor	L at 5 GHz [nH]	Q at 5 GHz	Rs at 5 GHz [Ω]	Self-Resonance Freq [GHz]
Lg	4.3	7.8	17.8	9.6
Ld	2.0	11.2	5.6	16.6
Ls	0.392	10.5	1.1	66.4




Figure 5. (a) Micrograph of the fabricated IC and (b) measured μ and μ' stability factors of the 7 nm LNA.




Figure 6. Measured and simulated S-parameters of the 7 nm LNA biased at 6.0 mA. Measured (red), schematic-level simulation (blue), post-layout EM simulation at the typical corner (green), and post-layout EM simulation with active-device process corners (gray).




Figure 7. Photograph of the on-wafer noise figure measurement setup.




Figure 8. (a) Measured and simulated NF and (b) related NF uncertainty of the 7 nm LNA.




Figure 9. Inductance value and quality factor of the three adopted inductors in 7 nm.

4. Implementation and Results of the 16 nm LNA

Since the measured results of the 7 nm implementation indicate that passive losses strongly affect the overall noise performance, a different approach was adopted for the 16 nm design. During the design phase, the primary focus was on minimizing the NF rather than enforcing simultaneous input matching.

Therefore, the design procedure followed an iterative electromagnetic-aware optimization approach. In particular, the EM models included on-chip inductors, input capacitances, and interconnection parasitic elements, enabling a more realistic evaluation of the overall RF behavior of the circuit.

Through this iterative optimization procedure, different configurations were explored in order to identify a suitable trade-off between the noise performance and the circuit complexity. In particular, it was observed that a good compromise can be achieved by removing the source-degeneration inductor and implementing a single gate inductor of 2 nH. This solution allows the circuit to maintain a relatively low NF while keeping the passive network simple and limiting the additional parasitic effects introduced by large on-chip inductors. Referring to Figure 2, both transistors M_1 and M_2 were implemented with 32 fingers and 20 fins, while the channel length was fixed to 16 nm. The drain inductor

was set to 2 nH. The supply voltage was set to 800 mV and the total power consumption of the proposed LNA was 7.0 mW, while the occupied area was 0.21 mm². A micrograph of the circuit is shown in Figure 10a.

The design was experimentally validated at room temperature using the same setup adopted for the 7 nm LNA. Figure 10b shows that the proposed LNA was stable over a wide frequency range. The S-parameter measurements, reported in Figure 11, show that S_{21} reached a maximum value of 8 dB at 6 GHz and exhibited a 3 dB bandwidth extending from 3.4 GHz to 8.4 GHz. The results showed a good agreement between the measurements and the EM simulations for both the forward gain (S_{21}) and the input reflection coefficient (S_{11}). A larger discrepancy was instead observed for the output reflection coefficient (S_{22}) at lower frequencies, where the EM simulations do not fully reproduce the measured response. However, since the iterative process based on EM simulations was primarily focused on minimizing the NF, neither the input nor the output matching was centered at the operating frequency, resulting in S_{11} and S_{22} values of -4.1 dB and -7.2 dB, respectively, at 5 GHz. In contrast, the measured NF, reported in Figure 12a, showed a clear improvement over the 7 nm design, and was closer to the result obtained by the EM simulation. The minimum measured NF was 4.5 dB and remained essentially flat over the 4–5 GHz frequency range. Figure 12b also reports the 2σ uncertainty of the noise figure measurements.




Figure 10. (a) Micrograph of the fabricated IC and (b) measured μ and μ' stability factors of the 16 nm LNA.




Figure 11. Measured and simulated S-parameters of the 16 nm LNA biased at 6.2 mA. Measured (red), schematic-level simulation (blue), post-layout EM simulation at the typical corner (green), and post-layout EM simulation with active-device process corners (gray).




Figure 12. (a) Measured and simulated NF and (b) related NF uncertainty of the 16 nm LNA.

5. Practical Design Considerations for Deeply Scaled FinFET LNAs

The experimental results provide several insights into the implementation of RF LNAs in deeply scaled FinFET technologies. Although simultaneous noise and impedance matching can theoretically improve both the input return loss and the noise performance, its practical implementation often requires relatively large integrated inductors. In advanced technology nodes, these passive components may exhibit a limited quality factor and introduce additional losses that are difficult to fully capture during the design phase.

The comparison between the two implementations suggests that the degradation introduced by passive components can become comparable to, or even larger than, the expected benefit of enforcing ideal matching conditions. In the proposed designs, the simplified matching strategy adopted in the 16 nm implementation achieved a lower measured NF, despite its poorer input-matching performance. These observations highlight the importance of considering passive implementation losses as a primary design constraint when developing RF front-end circuits in deeply scaled CMOS technologies. In Table 2, a summary of the measured results is finally reported, together with a comparison with recent FinFET-based designs operating over similar frequency ranges. The design in [23] achieved a lower minimum NF while targeting a lower operating frequency (2.0–2.7 GHz), where the implementation of high-Q on-chip inductors could be less challenging than 5 GHz. The LNA in [24] demonstrated an excellent performance around 4.5 GHz, suggesting that alternative design techniques not based on inductive source degeneration may be advantageous in this frequency range for scaled technologies. Finally, the topology proposed in [20] is similar to the present work, although only cryogenic measurement results are reported, preventing a direct comparison with the room-temperature results presented here. However, the large difference in NF can give an idea of the expected benefits at cryogenic temperatures.

Table 2. Summary of measured results and comparison with the state of the art.

	This Work	This Work	[23]	[24]	[20] ³
Technology	7 nm	16 nm	16 nm	16 nm	14 nm
P _{DC} (mW)	6.6	7.0	0.044	7.0	2.57
Area (mm ²)	0.17	0.21	0.25	0.04 ²	0.56
Bandwidth (GHz)	3.8–5.6	3.4–8.4	2.0–2.7 ¹	2.6–5.4	5.8–8.3
Maximum Gain (dB)	8.5	8.0	6.9	30.5	13.4
Minimum NF (dB)	5.8	4.5	3.0	3.0 ¹	0.53
Center Freq f_0 (GHz)	5.0	5.0	2.35	4.0	7.05
S_{11} @ f_0 (dB)	−11.0	−4.1	−10.4	−11.5 ¹	−9.0
S_{22} @ f_0 (dB)	−13.5	−7.2	−5.7	−12.0 ¹	−20.0
S_{12} @ f_0 (dB)	−65.5	−43.7	−14.0	N.A.	−32.0

¹ Estimated from the published plots. ² Core area only. ³ Only measurements at 4.1 K are available.

6. Conclusions

This work presents the design and experimental characterization of two LNAs implemented in 7 nm and 16 nm FinFET technologies and operating in the 4.0–6.0 GHz band.

The 7 nm implementation was designed to achieve simultaneous noise and input matching through source degeneration and gate inductive tuning. The measured results confirmed proper operation around the target frequency and a satisfactory matching performance, but also revealed a degradation of the NF associated with the implementation of large integrated passive components.

A different design strategy was therefore adopted for the 16 nm implementation, where the primary objective was on minimizing the NF through an iterative electromagnetic-aware optimization procedure. By simplifying the matching network and reducing the passive complexity, the measured NF improved from 5.8 dB to approximately 4.5 dB, despite the less accurate input matching.

The comparison between the two implemented prototypes highlights a practical trade-off between the matching accuracy and passive implementation losses in advanced FinFET technologies. For the designs presented in this work, the measured results indicated that reducing the passive losses provided a greater benefit than enforcing simultaneous noise and impedance matching. Although this observation is specific to the investigated implementations, it suggests that passive-loss minimization should be carefully considered as a design strategy for future microwave front-end circuits implemented in advanced FinFET technologies.

Author Contributions: Conceptualization, F.D. and V.V.; methodology, F.D. and V.V.; software, A.M.; validation, F.D., C.E., G.B., L.S., and V.V.; formal analysis, F.D. and V.V.; investigation, F.D. and V.V.; resources, V.V.; writing—original draft preparation, F.D. and V.V.; writing—review and editing, F.D., C.E., G.B., A.M., L.S., V.V., M.D.M., and A.B.; visualization, F.D. and V.V.; design activity, F.D.; design and validation of the measurement setup, F.D., C.E., G.B. and V.V.; characterization and measurement activity, F.D., C.E., G.B. and V.V.; supervision, V.V.; project administration, V.V.; funding acquisition, V.V. and A.B. All authors have read and agreed to the published version of the manuscript.

Funding: This publication was supported by the European Union under the Italian National Recovery and Resilience Plan (NRRP) of Next Generation EU partnership PE0000023-NQSTI, and the Italian Ministry of University and Research (MUR) through the Research Projects of National Interest (PRIN) 2022 Project under grant 2022PB4SX4.

Data Availability Statement: The original contributions presented in this study are included in the article. Further inquiries can be directed to the corresponding author.

Acknowledgments: ChatGPT-4o (OpenAI) was utilized to assist the authors with language polishing of this manuscript. Samsung Galaxy AI Photo Assist (embedded within One UI 8) was employed to remove non-scientific background elements in the experimental setup photograph. All generated outputs have been carefully reviewed and verified by the authors. The authors take full responsibility for all scientific content, analysis, and conclusions presented in this work.

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Psycharis, I.-D.; Tsourtis, V.; Kalivas, G. A 57–64 GHz Receiver Front End in 40 nm CMOS. *Electronics* **2025**, *14*, 2091. [\[CrossRef\]](#)
2. Kim, H.-W.; Ahn, M.; Lee, O.; Kim, H.; Kim, H.; Lee, C.-H. Analysis and Design of a Fully-Integrated High-Power Differential CMOS T/R Switch and Power Amplifier Using Multi-Section Impedance Transformation Technique. *Electronics* **2021**, *10*, 1028. [\[CrossRef\]](#)

3. Ragonese, E. Design Techniques for Low-Voltage RF/mm-Wave Circuits in Nanometer CMOS Technologies. *Appl. Sci.* **2022**, *12*, 2103. [CrossRef]
4. Karimi, K.; Fardoost, A.; Javanmard, M. Comprehensive Review of FinFET Technology: History, Structure, Challenges, Innovations, and Emerging Sensing Applications. *Micromachines* **2024**, *15*, 1187. [CrossRef] [PubMed]
5. Wambacq, P.; Verbruggen, B.; Scheir, K.; Borremans, J.; Dehan, M.; Linten, D.; De Heyn, V.; Van der Plas, G.; Mercha, A.; Parvais, B.; et al. The Potential of FinFETs for Analog and RF Circuit Applications. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2007**, *54*, 2541–2551. [CrossRef]
6. Helaly, A.; Helal, M.; Rebeiz, G.M. A 10–60-GHz LNA with 3.2–4.4-dB NF for Wideband Applications in 16-nm FinFET Process. *IEEE Microw. Wireless Technol. Lett.* **2025**, *35*, 1360–1363. [CrossRef]
7. D’Aniello, F.; Tettamanti, M.; Shah, S.A.A.; Mattiazzo, S.; Bonaldo, S.; Vadalà, V.; Baschiroto, A. Single-Event Upset Characterization of a Shift Register in 16 nm FinFET Technology. *Electronics* **2025**, *14*, 1421. [CrossRef]
8. Charbon, E. Cryo-CMOS Electronics For Quantum Computing: Bringing Classical Electronics Closer To Qubits In Space And Temperature. *IEEE Solid-State Circuits Mag.* **2021**, *13*, 54–68. [CrossRef]
9. Han, H.C.; Jazaeri, F.; D’Amico, A.; Baschiroto, A.; Charbon, E.; Enz, C. Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing. In Proceedings of the ESSCIRC 2021—IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France, 13–22 September 2021; pp. 71–74.
10. Sharma, D.; Ghoshal, P.; Dixit, A. Cryogenic Characterization of Advanced Technology Node Devices for Scalable Quantum Computing. In Proceedings of the 2025 IEEE 7th International Conference on Emerging Electronics (ICEE), Bengaluru, India, 13–16 December 2025; pp. 1–4.
11. Saeed, I.; Bosi, G.; Esposito, C.; D’Aniello, F.; Charbon, E.; Baschiroto, A.; Vadala, V. Empirical Finfet Cryo-Model Oriented to Integrated Circuits Design. In Proceedings of the 2025 International Conference on IC Design and Technology (ICICDT), Lecce, Italy, 23–25 June 2025; pp. 17–20.
12. Bardin, J.C.; White, T.; Giustina, M.; Satzinger, K.J.; Arya, K.; Roushan, P.; Chiaro, B.; Kelly, J.; Chen, Z.; Burkett, B.; et al. Design and Characterization of a 28-nm Bulk-CMOS Cryogenic Quantum Controller Dissipating Less Than 2 mW at 3 K. *IEEE J. Solid-State Circuits* **2019**, *54*, 3043–3060. [CrossRef]
13. Rizvi, N.R.; Ahmad, M.; Shafique, A.; Heidari, H.; Weides, M.; Imran, M.A.; Jafri, A.R. A Survey of Microwave-Implemented Superconducting Qubit Control and Readout Circuits. *IEEE Trans. Quantum Eng.* **2026**, *7*, 1–52. [CrossRef]
14. Ding, Q.; Shi, Y.; Li, X. Quality factor enhancement of spiral inductors with patterned trench isolation. In Proceedings of the 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Shanghai, China, 1–4 November 2010; pp. 731–733.
15. Spataro, S.; Salerno, N.; Papotto, G.; Ragonese, E. The effect of a metal PGS on the Q-factor of spiral inductors for RF and mm-wave applications in a 28-nm CMOS technology. *Int. J. Microw. Comput.-Aided Eng.* **2020**, *30*, e22368. [CrossRef]
16. Valdes, J.; Torres, R.; Murphy, R. Modeling Passive Devices for CMOS RF Circuits. In Proceedings of the 2021 28th International Conference on Mixed Design of Integrated Circuits and System, Lodz, Poland, 24–26 June 2021; pp. 20–24.
17. Crupi, G.; Schreurs, D.M.-P.; Caddemi, A. Accurate silicon dummy structure model for nonlinear microwave FinFET modeling. *Microelectron. J.* **2010**, *41*, 574–578. [CrossRef]
18. Hamid, S.S.; Mariappan, S.; Rajendran, J.; Rawat, A.S.; Rhaffor, N.A.; Kumar, N.; Nathan, A.; Yarman, B.S. A State-of-the-Art Review on CMOS Radio Frequency Power Amplifiers for Wireless Communication Systems. *Micromachines* **2023**, *14*, 1551. [CrossRef] [PubMed]
19. D’Aniello, F.; Esposito, C.; Bosi, G.; De Matteis, M.; Baschiroto, A.; Vadala, V. A 4 GHz to 6 GHz LNA Design in 12-nm FinFET for Quantum Computing. In Proceedings of the 2025 International Conference on IC Design and Technology (ICICDT), Lecce, Italy, 23–25 June 2025; pp. 21–24.
20. Plouchart, J.-O.; Yilma, D.; Timmerwilke, J.; Chakraborty, S.; Tien, K.; Valdes-Garcia, A.; Friedman, D. A 2.57mW 5.9-8.4GHz Cryogenic FinFET LNA for Qubit Readout. In Proceedings of the 2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Denver, CO, USA, 19–21 June 2022; pp. 27–30.
21. Malathi, D.; Gomathi, M. Design of inductively degenerated common source RF CMOS Low Noise Amplifier. *Sādhanā* **2019**, *44*, 4. [CrossRef]
22. Keysight Technologies, Fundamentals of RF and Microwave Noise Figure Measurements, Application Note. Available online: <https://www.keysight.com/de/de/assets/7018-06808/application-notes/5952-8255.pdf> (accessed on 1 July 2026).

23. Lu, Y.-T.; Jin, J.-D. 100-mV 44- μ W 2.4-GHz LNA in 16 nm FinFET technology. In Proceedings of the 2016 IEEE MTT-S International Microwave Symposium (IMS), San Francisco, CA, USA, 22–27 May 2016; pp. 1–3.
24. Chen, R.; Mani, H.; Marsh, P.; Al Hadi, R.; Shrestha, P.; Campbell, J.; Chen, C.; Chien, H.-Y.; Galatsis, K.; Chang, M.-C.F. A 4-mW 2.2–6.9 GHz LNA in 16 nm FinFET Technology for Cryogenic Applications. *IEEE Microw. Wirel. Technol. Lett.* **2024**, *34*, 1351–1354. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.